Abstract-With the rapid progress made by industry and academia, quantum computers with dozens of qubits or even larger size are being realized. However, the fidelity of existing quantum computers often sharply decreases as the circuit depth increases. Thus, an ideal quantum circuit simulator on classical computers, especially on high-performance computers, is needed for benchmarking and validation. We design a large-scale simulator of universal random quantum circuits, often called "quantum supremacy circuits", and implement it on Sunway TaihuLight. The simulator can be used to accomplish the following two tasks: 1) Computing a complete output state-vector; 2) Calculating one or a few amplitudes. We target the simulation of 49-qubit circuits. For task 1), we successfully simulate such a circuit of depth 39, and for task 2) we reach the 55-depth level. To the best of our knowledge, both of the simulation results reach the largest depth for 49-qubit quantum supremacy circuits.
INTRODUCTION
T HE concept of quantum computer was proposed almost four decades ago [8] . But until recently it had been unknown whether quantum computers can indeed exceed the computing capability of their classical predecessors. Thanks to the progress made by industry and academia in recent years, practical quantum computing might become reality soon. However, before a commercial quantum computer is launched on market, many tests and verification need to be done. One of the most important is to test the fidelity of quantum circuit. One way to accomplish this is to simulate quantum circuits by computing the ideal state amplitudes on a classical computer. A quantum simulator on classical computer could also be used to verify correctness of certain quantum algorithms and help the design of new quantum algorithms. Besides, quantum circuit simulator implemented on supercomputers benchmark the frontier of "quantum supremacy", which is the potential ability of quantum computing devices to solve problems that classical computers practically cannot.
Quite a few implementations of quantum circuit simulators have been developed in last few years [15] , [16] , [17] , [18] , [19] , [20] , [21] , [22] , [23] , [24] , [25] . And [2] , [26] , [27] discuss complexity problems of random circuit simulation. We design a simulator on Sunway TaihuLight, which aims at 49-qubit circuits. Such circuits are hard to directly simulate on other supercomputers due to the limited memory spaces, and it is widely believed that near-term quantum device will first achieve quantum supremacy at this scale. Our simulator can accomplish the following:
Task 1: Computing a complete output state-vector representing a quantum state output by the simulated quantum circuit; Task 2: Sampling (i.e., calculating a small amount of) the amplitudes of a quantum state output by the quantum circuit. For Task 1, we are able to solve the lattice of 7 Â 7 qubits with depth 39 1 in 4.2 hours using 131072 core groups, which is around 80 percent of the computing resource of Sunway. As to Task 2, our method can calculate one amplitude for 49-qubit circuits of depth 55. Moreover, our method for Task 1 can also be directly extended to the lattices of 7 Â 8, 8 Â 8, and 9 Â 8 qubits for calculating a few amplitudes, though the reachable depth of the random circuit would be decreasing with the increasing of the qubits. Fig. 1 shows the maximal depth our simulator can reach for different number of qubits.
Comparison with Other Quantum Simulators
For Task 1, related works in recent years include [15] , [16] , [17] , [18] , [19] ; in particular:
The simulator described in [17] can simulate a random circuit with 5 Â 9 qubits and depth 25 on the 1. The first layer of Hadamard gates are not counted as the circuit depth, we treat it as layer 0. So the circuit we simulate is from layer 0 to layer 39. This also holds for Task 2.
Cori II supercomputer in less than 10 minutes, using 0.5 petabytes and 8192 nodes. Reference [18] reports a simulation of a 7 Â 7 grid of qubits with depth 27, which costs more than one day on IBM Blue Gene/Q. The simulator discussed in [19] is also implemented on Sunway. With the adaptive coding technique they can simulate circuits with up to 48 qubits, without loss much accuracy. However, they does not use the computing processing elements (CPEs) of Sunway, hence unable to make most of the computing power of it. In contrast to these works, our method can simulate a 7 Â 7 grid of qubits with depth 39. It is worth noting that the task of simulating 7 Â 8 grid of qubits with depth 23 was not finished in [18] because 2 56 amplitudes are too many to calculate. We also calculate 2 42 amplitudes for 7 Â 8-qubit circuits of depth 35, but only for demonstration. Table 1 compares our implementation and several previous works. Our results of Task 1 reaches the largest depth for 49-qubit circuit simulation to our knowledge.
Task 2 of sampling amplitudes can be used to estimate the fidelity by computing the cross entropy, which usually needs 10 3 $ 10 6 samples [5] . The sampling target is to calculate an amplitude a x , where 0 x 2 n À 1 for an n-qubit circuit. The most popular method for this task is tensor network contraction [20] , [21] , [22] , [23] , [24] . In [20] , the task of solving one amplitude is finished on a single workstation for 49-qubit circuits with depth 30. In [22] , one amplitude is calclulated in Ali Cloud distributed system for 49-qubit circuit with depth 53. Though tensor network contraction technique is very suitable for calculating one amplitude, a drawback is that the performance is impacted by the number of T gate in the circuit. While we have not used the tensor network contraction, our method of calculating the state-vector can also be directly applied to calculate a small number of amplitudes without that drawback. More precisely, we can get one amplitude for 7 Â 7-qubit circuits of depth 55 by calculating the inner product of two 49-qubit state-vector, although this is rather expensive.
Technical Contributions of this Paper
The first contribution of this paper is that we introduce a novel partition scheme via a technique called implicit decomposition and a dynamic programming algorithm, which enables us to save more time and space than [18] . This partition scheme needs a great amount of network communication, so we also propose an optimization strategy for reducing it when implementing our method.
Our second contribution is some new local optimizing techniques on a single node, which take the advantage of the many-core heterogeneous processor of Sunway. Our optimization greatly reduces the amount of memory access while it only increases a small quantity of calculation as shown in Section 3.4. We also apply some standard optimizations such as vectorization. By all of these techniques, we can simulate a 28-qubit circuit on one core group very quickly as shown in Section 3.4, which is significant for improving the performance of 49-qubit circuit simulation.
Organisation of the Paper
Section 2 gives a brief introduction to Sunway TaihuLight. Section 3 describe the simulation methodologies and optimization techniques. Section 4 presents the numerical results of our implementation as well as verification of the results. Section 5 discusses portability of our techniques to other supercomputers as well as logical structure of optimizations. Section 6 draws a conclusion and discusses the problems to be solved in the future work.
THE SUNWAY TAIHULIGHT SUPERCOMPUTER
Released in June 2016, the Sunway TaihuLight Supercomputer [9] is so far the largest computing system China has ever developed. The whole system consists of 40960 homegrown CPUs called SW26010, and is able to provide a peak performance of 125 PFlops, a sustainable Linpack performance of 93 PFlops, ranking No.1 for four times in the TOP 500 list, in the year of 2016 and 2017.
Each of the SW26010 processor consists of four core groups(CG) and 32 GB memory. Within one CG, there are 1 management processing elements (MPEs) corresponding to the MPE, and 64 computing processing elements (CPEs) corresponding to the CPEs. The 64 CPE cores are organised as a 8 Â 8 mesh. Each MPE has a 32 KB L1 data cache and a 256 KB L2 cache for both instruction and data, and each CPE has a 64 KB scratch pad memory (SPM). Within a single CG, all the SPMs are able to communicate with each other in a few cycles, resulting in a very fast communication option for fine-grained tunings.' In terms of the programming model, a customised OpenACC is provided for directivebased parallelisation and tuning, while a self-developed Athread is provided for fine-grained tunings. Since in our implementation, each CG corresponds to a unique MPI process, we regard a CG instead of a SW26010 CPU as a single node in this paper to avoid some messy and confusing description. That is, each node refers to one CG, containing only 1 MPE and 64 CPEs and corresponding to only one MPI process.
In the past years, the Sunway TaihuLight has been adopted into various scientific applications, covering major HPC areas such as climate changing [12] , earthquake simulations [11] , deep learning [10] , material [13] , etc. Based on the huge computing power as well as a set of sophisticated scaling approaches, a lot of achievements has been achieved, including the works [11] , [12] that won the 2016 and 2017 ACM Gordon Bell Prizes, respectively. On the other hand, as quantum computing is becoming a possible and promising computing option, people are eager to see better simulation results using the most powerful supercomputers, such as the Sunway TaihuLight.
METHODOLOGIES AND OPTIMIZATIONS
Before describing our methods and optimizations, let us recall some basic notions and notations.
The basic storage unit in a quantum computer is quantum bit (qubit). Generally, we can use a 2 n -length complex vector to describe an n-qubit state, such as jci ¼ ða 0 ; a 1 ; :::a 2 n À1 Þ T . A practical quantum circuit consists of singlequbit and 2-qubit gates. For example, a single-qubit gate
on qubit k can be treated as an n-qubit gate which acts as identity on the other n À 1 qubits, as denoted by U ¼ I nÀkÀ1 U k I k , where I is the identity operator on a single qubit. In this paper, a superscript indicates the qubit that the gate is performed on, and a subscript is used as a gate label or an index of amplitude.
To perform U k on a state jci ¼ ða 0 ; a 1 ; Á Á Á ; a 2 n À1 Þ T , we have: 
The 2-qubit gates used in this paper are mainly the controlled-gate: CZ. A controlled-gate CU c;t act on qubits c and t, with the first being the control bit and the second being the target bit. The performance of a 2-qubit gate is similar to that of a singlequbit gate with the only extra consideration of whether the control qubit is in state j1i; for more details, we refer to [14] .
For a quantum circuit simulation, the initial state is usually the product state:
If there is no 2-qubit gate in the circuit, the state will persistently remain a product state and only OðnÞ space is needed to describe the state. However, as the number of two-qubit gates increases, the quantum state may become highly entangled. In this case, the storage of the state will require Oð2 n Þ space. As n increases, the memory requirement becomes insupportable even for the most powerful supercomputers. For example, the maximal qubit number of a state vector that could be stored in the memory of Sunway is 45 (46) using double (float), which requires 0.5 petabytes of memory space. However, for a 2-qubit gate CU c;t , we can decompose it into CU c;t ¼ P c 0 I t þ P c 1 U t , where P 0 ¼ j0ih0j and P 1 ¼ j1ih1j, and go along two branching path with respect to P 0 and P 1 . deferring the entanglement it brings. Until an appropriate stage we combine the branching paths, finishing the deferred entanglement. Essentially, this idea comes from the notion of "Feynman path integral" and appeared in [2] , [18] , [20] .
A universal random quantum circuit has a 2D grid architecture [5] . The quantum gates used in this type of circuits are H; X 1=2 ; Y 1=2 ; T and CZ. The 2-qubit gate CZ only appears between two adjacent qubits in the grid. Since the positions of CZ gates are fixed in each layer of n Â m-grid universal random circuit for arbitrary n; m, we can find a very efficient partition scheme fitting the scale and structure of simulated circuit. Our techniques for finding this partition scheme are described in detail in the following subsection.
Method for Computing the Complete
State-Vector (Task 1)
The 2D grid architecture of universal random ciruits makes circuit partition an appropriate method for simulation. However, as the circuit depth increases, the number of decomposed 2-qubit gates also increases. We propose a dynamic programming (DP) algorithm to find a good partition scheme for a given simulation task. In contrast to the general heuristic search method that usually takes a long time, this DP algorithm is efficient and can find an optimal partition scheme under certain constraints. It also makes the simulation easier to optimize and parallelize and thus improves the performance in time-to-solution.
Implicit Decomposition
Our partition scheme divides the target circuit into three parts A, B and C, with each part requiring less memory than the memory needed to store the entire 49-qubit state vector. To save memory space as far as possible, we need the qubit numbers of part A and part B to be not only close, but also suitable for an efficient partition, so we choose part A with 21 qubits and part B with 28 qubits instead of 24 and 25 qubits 2 respectively. Implicit decomposition further 2. Part A with 24 qubits and part B with 25 qubits will result in a much more complicated partition scheme and be less memory-efficient because the partition lines will cut more CZ gates, and the implicit decomposition cannot be applied in this case.
balances the memory requirement of these 3 parts, decomposes extra CZ gates and increases the depth of circuits that could be simulated.
For a better understanding of Technique 1, let us first consider a circuit example shown in Fig. 2 .
The partition scheme for simulation is illustrated by the blue dotted line and yellow dotted line. The dotted lines cut two CZ gates, and partition the circuit into 3 parts: A; B and C. We use jfi and ji to describe the initial states in the two subsystems. Because there are two CZ gates being decomposed (cut by dotted lines), four branching paths in total are generated. Let jf out l 1 ;l 2 i be the resulting state after performing the gates in part A, and l 1 and l 2 denote the indices of qubit 2 in two different time. State j out l 1 ;l 2 i is similar to jf out l 1 ;l 2 i. Then we have:
where l 1 and l 2 denote the indices of qubit 2 when decomposing the cutting CZ gates, thus CZ 
where P is a projection operator: P i jii ¼ jii and
The starting state of part C is:
We perform the remaining gates in part C, and the eventually state jc out i is:
There are 2 4 ¼ 16 amplitudes to calculate for jc in i (or jc out i). But we do not need to conserve all 16 amplitudes once in memory(not counting memory space for jfi and ji) to accomplish the calculation. Note that in part C there are gates only performed on qubit 1 and qubit 2, and no gate on qubit 0 and qubit 3. So jc in i can be divided into 4 blocks by enumerating the indices of qubit 0 and qubit 3. Let jc
denote the reduced state of qubit 1 and qubit 2 with qubit 0 at ji 0 i and qubit 3 at
i. Equation (2) turns into:
Now we know that if all the results of part A and B are calculated and stored in memory, there only needs extra space for 2 2 ¼ 4 amplitudes in part C. From now on we set an amplitude as a basic storage unit (8 þ 8 ¼ 16 bytes), and the total space consumption is S A þ S B þ 4 instead of S A þ S B þ 16, where S A and S B are the space consumption of part A and B, respectively.
From the above analysis, we know S A ¼ S B ¼ 2 2þ2 ¼ 16. However, S B can be halved without introducing extra computation. Note that after the second cut CZ (in red) gate being decomposed, there is no any gate performed on qubit 2 in part B, so for any amplitude of j out l 1 ;l 2 i, let it be i 2 ;i 3 ;l 1 ;l 2 , where i 2 and i 3 are the indices of qubit 2 and qubit 3. We have
Thus, the index l 2 could be absorbed into index i 2 , and we only need to store j out l 1
i. This means that when we finish the calculation of part B, only 2 1þ2 ¼ 8 amplitudes need to be stored, while in part A there are still 2 2þ2 ¼ 16 amplitudes to be stored. Because the second cut CZ gate is decomposed but the space consumption need not be doubled for control part (part B in this example), we call this technique implicit decomposition.
The implicit decomposition is useful when the space consumption of part A and B is not balanced, say there need space S A to store part A and some fewer space S B to store part B, we could apply implicit decomposition to part A, and only making the space of part A to S 0 A while leaving the space of B unchanged, until S 0 A and S B are almost in the same magnitude. For a universal random quantum circuit of m Â n grid, the implicit decomposition works well when m or n is odd. Fig. 2 . Example of a 4-qubit circuit. In this example, there are 2 CZ gates being decomposed. Note that the second decomposed CZ gate only doubles the space consumption of part A, because after this CZ gate there is no gate in part B performed on qubit 2, thus we call it implicit decomposition.
3. The order of performing gates in circuit is from left to right, while the matrix-vector multiplication is from right to left.
Our main target is 7 Â 7-qubit circuits. At first, the two cutting lines are at the same position and partition the circuit into two parts: part A with 21 qubits, part B with 28 qubits. Then we apply this technique to part B, as shown in Fig. 3 .
Dynamic Programming
To reduce the total space consumption and make the simulator easier to optimize, we avoid decomposing CZ-gates between part C and parts A, B. At first two splitting line overlap. When the two splitting lines separate, they start to walk around the CZ gates and will not cut-off any one of them. A feasible partition scheme also requires the total space consumption less than the memory space. To find an optimal partition scheme under these constrains, we design a dynamic algorithm for state compression.
Algorithm 1. Pseudocode of the Dynamic Programming
Input: fðtÞ Output: fðt þ 1Þ 1 for 0 i 1 ; i 2 ; :::; i 7 3 do 2 fðt þ 1; i 1 ; i 2 ; :::; i 7 Þ ¼ 1; 3 if position ði 1 ; i 2 ; :::; i 7 Þ is not illegal then 4 continue; 5 end 6 cutnum ¼ number of CZ gates splitting by ði 1 ; :::; i 7 Þ; 7 for 0 j 1 i 1 ; 0 j 2 i 2 ; :::; 0 j 7 i 7 do 8 fðt þ 1; i 1 ; i 2 ; :::; i 7 Þ ¼ minffðt; j 1 ; j 2 ; :::; j 7 Þþ cutnum; fðt þ 1; i 1 ; i 2 ; :::; i 7 Þg; 9 end 10 end Let fðt; i 1 ; i 2 ; i 3 ; i 4 ; i 5 ; i 6 ; i 7 Þ denote the minimal space consumption (exponential in f) of part A when the partition scheme reaches layer t and the position of upper splitting line is ði 1 ; i 2 ; :::; i 7 Þ. Here, ði 1 ; i 2 ; :::; i 7 Þ is used to indicate the distance between the current position and the initial position. Initially, the upper splitting line is beneath the third row of qubits, and fð1; 0; :::; 0Þ ¼ 21. Note that fð7; 0; 0; :::; 0Þ ¼ 21 þ 3 ¼ 24 and fð8; 0; 0; :::; 0Þ ¼ 21 þ 3 þ 4 ¼ 28.
Since we have a restriction that no CZ gate between part A and B could be decomposed, fðt; i 1 ; i 2 ; :::; i 7 Þ will be illegal when ði 1 ; i 2 ; :::; i 7 Þ 6 ¼ ð0; 0; :::; 0Þ and ði 1 ; i 2 ; :::; i 7 Þ splits some CZ gate at layer t. Fig. 4 is an illustrative example of legal transitions.
Similarly, let gðt; i 1 ; :::; i 7 Þ denote the target function of part B. Then gð1; 0; 0; :::; 0Þ ¼ 28 and gð8; 0; 0; :::; 0Þ ¼ 35. The recursion from gðt À 1Þ to gðtÞ is similar to f, and the only difference is that when ði 1 ; i 2 ; :::; i 7 Þ first leaves the initial position it has a chance of applying implicit decomposition.
To find a good partition scheme for circuit of depth t, we can traverse fðtÞ and gðtÞ to find an optimal combination of fðt; i 1 ; i 2 ; :::; i 7 Þ and gðt; j 1 ; j 2 ; :::; j 7 Þ which minimizes S A þ S B þ S C , where S A ¼ 2 fðt;i 1 ;i 2 ;:::;i 7 Þ , S B ¼ 2 gðt;j 1 ;j 2 ;:::;j 7 Þ and for depth 35 and 39. The maximal number of qubits that could be simulated on one node is 28. This indicates that from depth 35 to depth 39, there will be a drop in performance, which is shown in section 4.3.
Summary
The two techniques proposed above not only work for universal random circuit. For circuit of an arbitrary 2-D grid structure, our method can find a proper partition scheme to reduce the time and space complexity of simulation. Table 3 Fig . 3 . Implicit decomposition applied to 49-qubit universal random circuits. In this figure and all following figures, two adjacent black blocks represent a CZ gate. And the blocks in red represent the CZ gate that could be implicit decomposed. Because part A has 21 qubits and part B has 28 qubits, without implicit decomposition S B ¼ 2 28þ7 ; S A ¼ 2 21þ7 . After we use implicit decomposition on these seven cut CZ gates at the second and third layer, the ultimate space consumption of part B is s gives an algorithmic comparison of our partition scheme and the partition scheme in [18] . Obviously, 7 Â 7-qubit circuits of depth 39 and of depth 40 have different difficulties in physical preparation and operation. We provide an evidence showing that our method might reach depth 40 if the target circuit is a "lucky circuit" (i.e., with enough T gates in special positions at layer 40, like in Fig. 7 ). For example, using the tensor slice technique in [18] , if there is at least one T gate in the four single-qubit gates on qubit 0,2,4,6 at layer 40, the size of a slice is at most 2 45 , which could be directly simulated on Sunway. Though the performance will further drop from depth 39 to depth 40. Because X 1=2 ; Y 1=2 ; T appears randomly at the positions for single-qubit gates, the probability that a 49-qubit and 40-depth universal random circuit could be simulated on Sunway is:
4 ¼ 65=81:
Calculating One or a Few Amplitudes (Task 2)
The method in Section 3.1 can be used to compute the complete state-vector for 49-qubit circuits. For circuits of 56 qubits or larger size, it is difficult to calculate all the amplitudes due to limited time and space. However, to test the fidelity of a real quantum circuit, one only needs to sample (i.e., calculate a small number of) amplitudes, usually ranging from 10 3 to 10 6 [5] . Our method can finish this task very efficiently because all the amplitudes of eventually states in part A and B are stored in memory. For example, in the cases of 7 Â 8 qubits with depth 35, or 8 Â 8 qubits with depth 30 it is easy to calculate a large amount of (e.g., ! 2 40 ) amplitudes (in less than 1 hour). When focusing on a 7 Â 7-qubit circuit, we will introduce a special and straight method to calculate an amplitude of the final state. The target is to calculate a
Thus, we simultaneously calculate j'i and jci, during the calculation we computing the inner product of every two corresponding blocks of 2 28 amplitudes of j'i and jci. Sum all 2 21 inner products and we get a x . Because the least space consumption of simulating a circuit of depth 27 is O(2 35 ), this method can be parallelized to calculate more amplitudes.
Optimization for Reducing Communication Amount
The method presented above mainly concerns the memory space limitation of Sunway. Another issue is network communication, as the network bandwidth of Sunway is limited while the communication amount needed for this method is huge. In this subsection we describe a related method to reduce the communications of a key step in our simulation. We will first explain why such amount of communication is needed and then describe how to optimize it. here, which already exceed the memory limit of Sunway. Thus a little space-time tradeoff [2] is needed. The space-time tradeoff, which is also needed for 64-qubit circuits with depth 30 and 72-qubit circuits with depth 27, can be achieved by simply enumerating the first several decomposed CZ gates [21] . Fig. 7 . Tensor slicing technique in [18] . This is a example that two T gates appears in the four positions, thus 5 qubits in total could be sliced. Recall that Equation (3) is the final step to compute the complete state-vector, and this step can be divided into 2 n =S C subtasks which could be paralellized, where n is the number of qubits in the whole circuit and S C is the space consumption of part C. For 49-qubit circuits of depth 27 and depth 35, Equation (3) can be rewritten as: 
Note that for each element in the bracket, the data from part A and B have 2 21 and 2 28 complex numbers, respectively. This means the calculation in the bracket can be finished in a single node and the length of result is 2 21 . We further append jfi with qubit 7-13 so that jfi also becomes a 2 14 Solving Equation (6) for 49-qubit circuit of depth 39 is essentially the same as the case of depth 35. Table 4 shows the improvement in network communication that the optimization brings. The number of global qubits is 14. Speedup is the speed-up ratio to method of performing gate by gate without any optimization but using the CPEs to accelerate. 
Single Node Optimizations
In this subsection, we introduce our optimization for the quantum circuit simulation at the single node (single core group) scale. The optimization for every single node is very important for improving the overall performance of our method, which needs a huge amount of 28-qubit circuit simulation according to the analysis in Sections 3.1 and 3.3.
As agreed in Section 1, one node represents a core group in Sunway, and it has 1 MPE and 64 CPEs. Each node has 8 GB main memory, shared by both MPE and CPEs. The maximum qubit number that could be simulated on one node is 28 if we use two doubles to represent an amplitude, since 2 28 Â 16 B ¼ 4 GB. To obtain full power of Sunway TaihuLight, one must allocate most of the computing tasks to CPEs. Each CPE has a 64 kB private and separate highbandwidth storage unit called local data memory (LDM) (also known as scratch pad memory in Section 2). To fullfill highspeed calculations a CPE must fetch data from the main memory to its own LDM and keeps it in LDM for calculation as long as possible (like cache). This fetching-data behavior is usually called direct memory access (DMA). To get high DMA bandwidth, it usually requires the data fetched consecutive.
If LDMs fetch data from the main memory for every gate performed, and put the data back to main memory when the calculation is finished, the simulation will be inefficient due to low flop-to-Byte ratio. 4 In our experiments, the average execution time is 0.32s per gate in such way, thus the performance is bounded by DMA speed. 5 However, we can take advantage of the data locality in a better way to reduce the DMA amount. For example, if each CPE has fetched from the main memory 16KB data in its LDM, that is, 2 14À4 ¼ 2 10 amplitudes. For any gate performed on those qubits with their ranks lower than 10 (0 is the lowest rank), the calculation can be executed in this 16 KB data, i.e., a i and a iþ2 k are in the same LDM. Thus we can perform a bunch of gates acting on low-rank qubits once instead of performing the circuit gate by gate. We call these 10 qubits with lowest ranks local qubits, and other 18 qubits are global qubits. 6 This idea is similar to the gate fusion techniques in [16] , which deals with the gates on low-rank qubits in cache. However, gate fusion is one-off, which can only be applied at the start of the circuit.
To make the above procedure repeatable, we also adopt the qubit reordering method. Qubit reordering are used in [15] and [17] to reduce the network communications. Here, our aim is to maintain the data locality and reduce the amount of memory access. That is, only diagonal gates, or non-diagonal gates on local qubits are calculated. To accomplish this, we need to execute two types of qubit rank swaps:
Swap the qubits of rank 0-9 and qubits of rank [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] Swap the qubits of rank 14-20 and qubits of rank [21] [22] [23] [24] [25] [26] [27] With a gate scheduling preprocessing program, which also utilizes the diagonal properties of gate T and CZ, we get the amount of swaps for 28-qubit quantum supremacy circuit:
We achieve fast swaps of qubit rank with the help of CPEs. Since a vector with dimension 2 n can be denote as a 2 n=2 Â 2 n=2 matrix, swapping the qubits of rank 0-9 and qubits of rank 10-19 is essentially a transpose of the corresponding complex matrix, where the dimension of this matrix is 2 10 Â 2 10 , and 2 28À20 ¼ 256 matrices in total need to be transposed. Swapping the qubits of rank 14-20 and qubits of rank 20-27 is similar, which is equivalent to a transpose of a 2 8 Â 2 8 -dimensional matrix, but each element of this matrix contains 2 12 amplitudes. Register communication is a unique function in Sunway CPU, designed for fast data transmission between LDMs. The qubit reordering can be further optimized using this feature. As shown in Fig. 9 , the CPEs in a row can send/ receive messages in a communication bus, we can treat a row of 8 separate LDMs as a composite LDM, while the data exchange between these 8 LDMs is fulfilled by register communication. If each CPE fetches 32 kB consecutive data from the main memory to its LDM, there will be 11 local qubits. But when considering a composite LDM formed by a row of LDMs, the number of local qubits turns into 14. Thus we only need to execute one type of qubit swap:
Swap the qubits of rank 0-13 and qubits of rank [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] [24] [25] [26] [27] This is simply a transpose of a 2 14 Â 2 14 -dimensional complex matrix, which can be quickly accomplished by CPEs.
Because of the high bandwidth of register communication, the time consumed on register communication is very small, so as to improving the overall performance of single node case.
Other Standard Optimizations
In this subsection we briefly introduce some other standard optimizations provided by Sunway TaihuLight, which can 6. This is different to [15] , [17] . Their distinction of 'global' and 'local' is at the multi-node and single-node level. While our 'global' corresponds to main memory, and 'local' corresponds to LDM be exploited for our simulation of quantum circuits. Table 7 gives an evaluation of these techniques.
Vectorization
Sunway TaihuLight provides many 256-bit data types. In our simulation the type doublev4 is adopted for vectorization. The data stored in LDM is a complex number array with one double as the real part of a complex number and another double as its imaginary part. To vectorize the double-precise float-point calculation, we put four amplitudes into two doublev4 registers v r ; v i once. However, the real parts of these amplitudes are not consecutive, the imaginary parts neither. We use the instruction vshuffle to solve this problem.
Instruction Reordering
Another optional optimization is instruction pipeline. The put and store operations, together with the multiply-add operations, can form a pipeline to further reduce the calculation time, especially when the data dependency between adjacent instructions is little. This optimization further improves the computational efficiency.
NUMERICAL EXPERIMENTS AND RESULTS

Setup of Experiments
Sunway TaihuLight is one of the most powerful supercomputer with over 100 Pflops computing capacity [1] . To test the limitation of our simulator on Sunway, we used 131072 nodes (32768 cpu processors), which is around 80 percent of computing resource of the whole machine with nearly 1PB main memory in total. To avoid misunderstanding, we recall that in this paper 1 node = 1 CG (and in section 2 one SW26010 processor consists of 4 nodes). We implemented our simulator in C++ for MPE managing programs and C for CPE computing programs. We use MPI for inter-node communications. To facilitate the most of computing capacity of Sunway we have used the athread library [9] .
According to previous analysis, a simulation task in our implementation has two stages: stage 1: computing the results for part A and B and store them in the memory; stage 2: using the the results in stage 1 to generate the input and compute the results for part C, so as to solving all the amplitudes; Stage 1 can be finished in 10 minutes if there is enough space to store the results for part A and B. Stage 2 thus is the bottleneck of the whole task. As illustrated in Section 3.3, stage 2 could be evenly divided into 64 rounds, making it convenient to parallelize and providing good strong scalability.
Stage 2 has two computing kernels: the first one is generating the input for part C, more precisely, computing the entities of Equation (6); the second one is simulating a 28-qubit circuit on single nodes. We call the first kernel tensor because it calculates the tensor product of two complex vectors and sums them. We call the second kernel sim.
Performance Measurement
The performance is usually computed in two ways:
Manually counting all double-precision arithmetic instructions in the assembly code; Using the hardware performance monitor of Sunway, PERF, to get the amount of double-precision arithmetic instructions retired on the CPE cluster. Both ways provide similar results of counting the arithmetic operations. We employ the second way (PERF) in our study. And we obtain the sustained performance of two kernels: Kernel tensor achieves 92.8 GFlops per core group; kernel sim achieves 37.1 GFlops per core group. The performance of these two kernels fits the overall performance when simulating a 49-qubit circuit of depth 39. Table 6 shows the performance of kernel sim and speedup under cases of 28-qubit circuits with different depth. The number of global qubits is 14. Speedup is the speed-up ratio to the method of performing gate by gate without any optimization but using the CPEs to accelerate.
Time-to-Solution
For the task of simulating a 49-qubit circuit of depth 35 and computing the complete state-vector, it takes around 3.7 hours. The bottleneck is Equation (6), because solving 2 21 entities of Equation (6) needs 2 21þ7þ35 ¼ 2 63 times of complex number multiplication. This step occupied around 90 percent of the run-time in the simulation of 35-depth circuit. For the task of simulating a 49-qubit circuit of depth 39, it takes around 4.2 hours. Fig. 11 shows the log-transformed distributions of case depth 35 and case depth 39. The reason for causing this drop in performance is that part C has 42 qubits in the case of depth 39, while part C only has 28 qubits in the case of depth 35. Thus in the case of depth 35, the calculation in part C are all within single nodes. While calculating a block of part C in the case of depth 39 is essentially simulating a 42-qubit circuit of depth 15, which needs one all-to-all communication on 2 14 nodes [17] . Because there are 2 49À42 ¼ 128 blocks to calculate, the amount of communication increases a lot.
The sustained performance is 4.92 PFlops for the case of depth 35 and 4.3 PFlops for the case of depth 39. 4.3 PFlops is around 3.44 percent of the peak performance of Sunway. There are two reasons for this low efficiency: 1) we only use 131072 nodes, which is just around 80 percent of the whole computing resource of Sunway; 2) for the cases of depth 35 and depth 39, the kernel tensor is the bottleneck. However, during the simulation only half of the nodes are used for kernel tensor due to the limited memory space of each node. 7 If we can find a better method for memory allocation The results in this table show that about a 2x speed up is achieved by these standard optimizing techniques such as vectorization and instruction Reordering.
7.
In our implementation at current stage, 1/4 of the nodes need to store the results for part A, another 1/4 of the nodes need to store the entities of Equation (6), they can not participate in the computation of kernel tensor.
we might let all 131072 nodes work for kernel tensor, doubling the overall performance roughly.
Improvement over Previous Works
To show the improvement that our method brings, we first compare the overall performance between our work and the IBM's work [18] , in the case of 49 qubits with depth 27. In principle, simulating the circuit with such a depth only needs 1024 nodes using our method. Increasing the nodes will decrease the time-to-solution. For a fair comparison, the performance of machine should be taken into consideration. We choose the result using 16384 node for comparison. It is 10.24 percent of Sunway. And the improvement is shown in Table 8 . The main reason for such improvement is also given.
Another reason for the speedup in Table 8 is our single node optimizations, which make better use of the machine performance. To make this claim more convincing, we compare our single node optimizations with the ETH's work [17] , in which their single node case is highly optimized too. Again, to make comparison fair, we should consider a rather similar benchmark. Because the bottleneck of quantum circuit simulation in single node case is memory access, we consider the memory bandwidth of one node in either machine. See Table 9 .
The comparison with the ETH's work is not absolutely fair, but at least demonstrates that our single node optimizations are also very efficient to deal with the large amount of memory access even in nodes without high memory bandwidth. Fig. 10 shows the strong scaling behavior for circuits of different depth. As the stage 1 of computing results for part A and B usually takes a few minutes, this causes the drop of parallel efficiency especially when each node executes few rounds of stage 2. Note that the time consumption of stage 1 for the case of depth 27 is much less than that for the case of depth 35 and depth 39, so the parallel efficiency for the case of depth 27 is slightly better the other two cases. Moreover, simulating a circuit of depth 35 or depth 39 requires at least 65536 nodes.
Scalability
DISCUSSIONS
In this section, we further discuss several issues about how our techniques presented in the previous sections can be applied or generalized to other simulators.
Portability to Other Supercomputers
As our simulator implemented on Sunway TaihuLight which has a many-core heterogeneous architecture, one might ask whether the optimizing techniques in this paper are portable to other supercomputers. The answer is yes. The implicit decomposition and dynamic programming in Section 3.1 are used for reducing the memory consumption, and the optimizing techniques in Section 3.3 are used for reducing the network communication time. They can be directly applied on other supercomputers with different architectures such as x86 architecture. Actually, the only one requirement is over 0.5 PB memory for a supercomputer to simulate a 49-qubit universal random circuit with depth 35 or 39 when these optimizing techiniques are applied.
Applying the single node optimization on other supercomputers is a little different. Nevertheless, it is still feasible with appropriate modification. The core idea of single node optimization is making the most of data locality. In our simulator, the LDM plays a substituted role for cache. As other supercomputers usually have cache instead of LDM, we could use cache to store a length of amplitudes and then handle a bunch of low-level gates in one step. But to maximize the speedup effect we must realize the corresponding cache structure such as cache size or how many ways(4-way or 8-way) it has, and perhaps practical single nodes experiments are needed.
Logical Structure of Optimizations
When applying these techniques on a supercomputer (not only on Sunway), the order of applying them extremely matters. For a given universal random circuit, we first apply the circuit partition techniques in Section 3.1 to minimize memory consumption. Next, we apply network communication optimization. The communication alternate with the tensor kernel but they cannot overlap, as detailedly explained in Section 3.3. Finally, we apply single node optimizations in section 3.4 to accelarate the calculation of part C. The structure is briefly shown in Fig. 12 .
CONCLUSION AND FUTURE WORKS
This paper describes our method and implementation of quantum circuit simulator on Sunway TaihuLight. The results indicate that for current universal random circuits, 49 qubits with depth 39 is reachable. To find a proper bound of quantum supremacy in terms of universal random circuits, one might 1) increase the depth or qubits of the circuits; or 2) modify the structure of current universal random circuits. Whatever, classical computers have their limits on simulating quantum circuits. We believe there will be one day that quantum computer can solve certain problems which classical computers cannot. Before that day comes, simulating quantum circuits on classical computers, especially on supercomputers, is crucial to understand the power and limit of quantum computers. Even after that day, a simulator of quantum circuits on a classical computer will still be helpful for design, synthesis, testing and verification of quantum circuits. Follow-up work of this paper includes further optimizations of our simulator and adding some new functions to it, e.g., (1) quantum circuit testing and verification; (2) simulation of real circuits with quantum noise, and (3) simulation, debugging and verification of more sophisticated quantum algorithms and quantum programs (with control flows) [30] . Another line of research is to consider how to extend to our work when EB-scale supercomputers come out, as more powerful supercomputers will help more in testing, verification and simulation of large-scale quantum circuits. Fig. 11 . Histograms of log-transformed outcome probabilities for 49-qubit circuits, compared to theoretical Porter-Thomas distribution [5] . The left side is the result of simulating a circuit of depth 35. The right side is the result of circuit of depth 39. Red lines mean the theoretical Porter-Thomas distribution, and blue lines represent the distribution of our experimental results. Both results fit the theoretical distribution well. 
